



(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Digital Techniques and Microprocessor

Subject Code:

22323

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q.	Sub	Answer	Marking
No	Q.N.		Scheme
1.		Attempt any <u>FIVE</u> of the following:	10
	a)	State the function of linker and debugger.	2M
	Ans.	Function of linker and debugger:	
		Linker: There are certain programs which are large in size and	
		cannot be executed at one go simultaneously. Such programs are	
		divided into sub programs also known as modules. The linker is used	Each
		to link such small programs to form one large program. It also	function
		generates an executable file.	<i>1M</i>
		Debugger: Debugger is used to test and debug programs. The debugger allows a user to test a program step by step, so that the problem points or steps can be identified and rectified. It allows the user to inspect the registers and memory locations after a program has been executed.	
	b)	List any four addressing modes and give one example of each.	2M
	Ans.	Addressing Modes:	
		1. Immediate Addressing Mode:	
		Example: MOV CL, 03H	
		ADD AX, 1234H	





(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER

 Subject: Digital Techniques and Microprocessor
 Subject Code:
 22323

c) Ans.	Example: IN AL, DX OUT DX, AX11. Implied (Implicit) Addressing Modes Example: CLC DAAState any two Boolean laws with expression.1. $A . 0 = 0$ 	2M Any 2 Boolean laws 1M each
	 Register Addressing Mode: Example: MOV AL, BL ADD CL, DL MOV DS, AX Direct Addressing Mode: Example: MOV AL, [2000H] MOV [1020], 5050H Register Indirect Addressing Mode Example: MOV [DI], 1234H MOV AX, [BX] Based Addressing with displacement Example: MOV AX, [BX+300H] MOV AX, [BX-2H] Indexed Addressing Mode Example: MOV [DI + 2345H], 1234H MOV AX, [SI + 45H] Based Indexed Addressing Mode Example: MOV [BX + DI], 1234H MOV AX, [SI + 45H] Based Indexed Addressing with Displacement Mode Example: MOV [DI + BX + 37H], AX MOV AL, [BX + SI + 278H] Fixed or Direct Port Addressing: Example: OUT 06H, AL IN AX, 85H Variable or Indirect Port Addressing 	Any four addressi ng modes with example ^{1/2} M each





(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Digital Techniques and Microprocessor

d) Ans.	A.(B+C) = A.B + A.C. 8. A.(A+B) = A 9. A. $(\overline{A} + B) = AB$ 10. $\overline{A} = A$ 11. De-Morgan's theorem $\overline{A \cdot B} = \overline{A} + \overline{B}$ 12. $A + 0 = A$ 13. $A + 1 = 1$ $\overline{A} + 1 = 1$ 14. $A + A = A$ 15. $A + \overline{A} = 1$ 16. $A + B = B + A$ 17. $A + (B + C) = (A + B) + C$ 18. $A + (B. C) = (A + B) \cdot (A + C)$ 19. $A + AB = A$ 20. $A + \overline{AB} = A + B$ 21. $\overline{A} + AB = \overline{A} + \overline{B}$ 22. $\overline{A} + A\overline{B} = \overline{A} + \overline{B}$ 23. $\overline{A + B} = \overline{A} + \overline{B}$ 19. Define: 1) Bit 10. Bit : Bit is a Binary digit which is the smallest unit of data in	2M Each
	digital systems. A bit has a single binary value, either 0 or 1.ii) Nibble: A group of 4 bits is referred as Nibble. Eg: 1011, 1001, 1100	definitio n 1M
e) Ans.	Convert following number into its equivalent Binary Number (146.25) ₁₀	2M



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)


(ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Digital Techniques and Microprocessor

Subject Code:

22323






(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Digital Techniques and Microprocessor Subject Code:

. 22323



Page 5 / 27



22323

Subject Code:



Subject: Digital Techniques and Microprocessor

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION

(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER

2 Attempt any <u>THREE</u> of the following: 12 Draw symbol and truth table of D and T flip flop. State theie **4M** a) applications. D flip flop: Ans. Output Input Q. + 1 D Q. + 1 CLK I/Po NC NC 0 x D flip x NC NC 1 flop CLK DFF x NC NC Symbol -1 $1/_{2}M;$ 1 0 . 1 Truth 1 0 table-Symbol **Truth Table** *1M*; **Applications of D flip flop:** One 1. used as a Latch applicati 2. Divide - by - 4 Ripple Counter on $-\frac{1}{2}M$ 3. Ring Counter 4. Johnson Counter 5. Used in registers T flip flop: \overline{Q}_{n+1} T flip Q_{n+1} CLK Т flop CLK Q_n Qn TFF 0 Symbol -Qn $1/_{2}M;$ Qn Truth O table-*1M*; Symbol **Truth Table** One applicati **Applications of T flip flop:** on $-\frac{1}{2}M$ 1. As the basic building block of counter. 2. In frequency divider circuits. 3. Used in D to A converter (DAC) Minimize the following function using K-map. b) **4M** $\mathbf{F} = \Sigma \mathbf{m} (0,1,2,3,11,12,14,15).$ (Note: Any other equations shall be considered). Ans.




MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Digital Techniques and Microprocessor








MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Digital Techniques and Microprocessor

Subject Code: 22323






MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER



shall also be considered.

Ans.



SUPPORT OF TROPPORT

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION

(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER

22323 Subject Code: **Subject: Digital Techniques and Microprocessor** $\therefore 1 + C = C, B + \overline{B}C = B + C$ $= AB + \overline{A}(B + C)$ $= AB + \overline{A}B + \overline{A}C$ $= B (A + \overline{A}) + \overline{A}C$ $\therefore A + \overline{A} = 1$ 2M $= B(1) + \overline{A}C$ $= \mathbf{B} + \overline{\mathbf{A}}\mathbf{C}$ ii) $\mathbf{Y} = (\mathbf{A} + \mathbf{B}) (\mathbf{A} + \overline{\mathbf{B}}) (\overline{\mathbf{A}} + \mathbf{B})$ $= (A.A + A \overline{B} + AB + B \overline{B}) (\overline{A} + B)$ $= (A + A \overline{B} + AB + 0) (\overline{A} + B)$ (: A.A = A, B \overline{B} =0) $= A (1 + \overline{B} + B) (\overline{A} + B)$ 2M $= A(1)(\overline{A} + B)$ $(: B + \overline{B} = 1, 1 + A = 1)$ $= A (\overline{A} + B)$ $= A \overline{A} + AB$ = 0 + AB $(\because A \overline{A} = 0)$ = AB3. Attempt any <u>THREE</u> of the following: 12 Draw 8086 architecture block diagram and state the functions of **4M** a) EV and B/V. (Note: EV and B/V are considered as EU and BIU). Ans. MEMORY 810 INSTRUCTION STREAM BYTE QUEUE Diagram 2M CONTROL SYSTEM ΕIJ A-BUS ARITHMETIC CH OPERANDS FLAGS Fig: Functional Block Diagram of Intel 8086 microprocessor

Page 10 / 27





(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Digi	tal Techniques and Microprocessor Subject Code: 22	323
	 BIU: It handles all transfers of data and addresses on the buses for the execution unit. Sends out addresses Fetches instructions from memory. Read / write data from/to ports and memory i.e. handles all transfers of data and addresses on the busses 	1M for BIU
	 EU: Tells BIU where to fetch instructions or data from Decodes instructions Executes instructions OR The functions performed by the Bus interface unit are: The BIU is responsible for the external bus operations. It performs fetching, reading, writing for memory as well as I/O of data for peripheral devices. The BIU also performs address generation and the population of the instruction queue. The Execution unit is responsible for the following work: The instructions are decoded and executed by it. The EU accepts instructions from the instruction queue and from the general purpose registers it takes data. It has no relation with the system buses. 	1M for EU
b) Ans.	 Design half adder using K-map and realize it using basic gate. Half Adder: Half adder is a combinational circuit that performs simple addition of two binary digits. Half Adder Truth Table: If we assume A and B as the two bits whose addition is to be performed, a truth table for half adder with A, B as inputs and Sum, Carry as outputs can be tabulated as follows. 	4M 1M for Truth Table





(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER


22323 Subject Code: **Subject: Digital Techniques and Microprocessor** Truth Table Input Output 1M each В A Sum Carry for K 0 0 0 0 map of 0 1 0 1 sum and 1 0 1 0 carry 0 1 1 1 K map for sum 0 B 0 1 Sum = AB + ABK map for Carry 0 0 0 1 1 Carry=A.B Logic Diagram for Half Adder: 1M for А Logic Diagram

Page 12 / 27



(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER



Page 13 / 27



٦

Г



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION

(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER


Page 14 / 27





(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER



Page 15 / 27




A DECEMBER OF THE OWNER OWNER OF THE OWNER OWNE

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION

(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER



Page 16 / 27





(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER

	IP=689A Zero is in 3 4 2 0 + 6 8 9 = 3 A A 9	serted) 0) A					1M fo examp
c) Ans.	TheoremIt states tcompleme	hat the, ents	-			o product of th	4M neir
		A	B Ā	+ B	ĀB	Ā·Ē	For
		0	0	1	1 1	1	each
		0	1	0	0	0	theore
		1	0	0	1	0 '	2M
	Theorem	no 2:		LHS le to verify	$\overline{\mathbf{A} + \mathbf{B}} = \overline{\mathbf{A}} \cdot$ De-Morgan	B RHS 's second theorem	
	Theorem It states to compleme	that, the	Truth tab	le to verify	De-Morgan		the
	It states t	that, the	Truth tab	le to verify	De-Morgan	's second theorem	the
	It states to compleme	that, the ents.	Compleme	ent of a pr	De-Morgan oduct is eq	's second theorem	the
	It states to compleme	that, the ents. B	Compleme	ent of a pr	De-Morgan oduct is eq B	's second theorem	the
	It states to complement	that, the ents.	Truck tab	ent of a pr	De-Morgan oduct is equivalent of the second	's second theorem	the
	It states to complement	B 0 1	Truck tab	ent of a provide the second se	De-Morgan oduct is equivalent of the second	's second theorem	the





(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER

Subj	ject: Digit	tal Tech	niques and Microprocesso	or Subject Code: 22	2323
	d)		be race-around condition come it.	in JK flip flop and suggest ways	4M
	Ans.	Race a In a J-I If the c level t propag After a during betwee uncerta This ca this dif	Fround condition in JK flip K Flip-flop, when J=K=1, the clock pulse as shown below riggered J-K flip-flop, after ation delay through two NA another time interval Δt , t_p of the clock pulse, the of an 0 and 1. At the end of an be avoided if $t_p < \Delta t < T$.	he output toggles. v is applied at the clock input, for a er a time interval Δt equal to the AND gates, the output again toggles. the output changes again. Hence output will oscillate back and forth the clock pulse, the value of Q is d as race -around condition. A practical method of overcoming ster-slave (MS) configuration. It can	2M for descripti on
			ading (positive) Δt	Trailing (negative) edge	2M for suggesti on
	e)	Compa	are combinational and seq	quential circuits (four points).	4M
	Ans.	Sr. No.	Combinational circuits	Sequential circuits	
		1	Output depends on inputs present at that time	Output depends on present inputs and past inputs/ outputs	Any four
		2	Memory is not necessary	Memory is necessary	points 1M each
		3	Clock input is not necessary	Clock input is necessary	
		4	Design is simple	Design is complex	
		5	For e.g. Adders, Subtractors	For e.g. Shift registers, Counters	
5.	a)	Write smalle data).	pt any <u>TWO</u> of the follow an assembly language pro	ogram with algorithm for finding y of 10 numbers (Assume suitable	12 6M
	Ans.	(1,0,0,1	ing other togic shall be const		

Page 18 / 27



22323

Subject Code:



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION

(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Digital Techniques and Microprocessor

Al	gorithm:	
1.	Start	
2.	Load the array offset in BX	
3.	Initialize the CX with count value.	Algorith m 2M
4.	Initialize AL with FFh.	<i>m 21</i> 1 1
5.	Compare the first number in BL with AL	
6.	Compare and transfer the smallest number in AL.	
7.	Decrement counter and if it is not zero then repeat the loop from	
	step 5.	
8.	Store the smallest number in the defined destination location.	
9.	Stop the process.	
Pr	ogram:	
	ta segment	
	RING1 DB 08h,14h,05h,0Fh,09h, 01h, 05h, 18h, 2Ah, 0ACh	
	b db ?	Correct
	ta ends	Program
	de segment	4M
	sume cs:code, ds:data	
sta	rt: mov ax, data	
	mov ds, ax	

	9. Stop the process.	
	Program: data segment STRING1 DB 08h,14h,05h,0Fh,09h, 01h, 05h, 18h, 2Ah, 0ACh res db ? data ends code segment	Correct Program
	assume cs:code, ds:data start: mov ax, data mov ds, ax mov al, 0ffh	<i>4M</i>
	mov cx, 0ah mov bx, offset STRING1	
	again: cmp al, [bx]	
	jc skip	
	mov al, [bx]	
	skip: inc bx	
	loop again	
	mov res, al	
	int 3	
	code ends	
	end start	
b)	Draw minimum mode configuration of 8086 and explain the	6M
A	function of any four control signals.	
Ans.		






MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Digital Techniques and Microprocessor









MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION

(Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER

6. WR: It is used by the 8086 for outputting a low to indicate that the processor is performing a write memory or write I/O operation depending on the M/IO signal. 7. HOLD:This is request signal which is given by peripheral device to the microprocessor to have control over address and data lines. 8. HLDA: If the microprocessor is ready to give the control of address and data lines to external device then it provides Hold Acknowledge. 6. c) List the addressing modes of 8086 and describe them with an example. 6. Ans. Addressing Mode: 6. 1. Immediate Addressing Mode 1. Immediate Addressing Mode 4. 2. Register Addressing Mode 4. 1. Indirect Addressing Mode 4. 3. Direct Addressing Mode 8. Based Addressing Mode 4. 6. Based Addressing Mode 8. Based Addressing Mode 4. 7. Indexed Addressing Mode 8. Based Indexed Addressing Mode 4. 4. 8. Based Indexed Addressing Mode 8. Based Indexed Addressing Mode 8. 8. 8. 8. 9. Based Indexed Addressing Mode 1. 1. Yariable or Indirect Port Addressing 1. 4. -2. 10. Fixed or Direct Port Addressing Modes 1. 1. Addressing Mode: In immediate address	Subject: Digit	al Techniques and Microprocessor Subject Code: 22	2323	
 c) List the addressing modes of 8086 and describe them with an example. Addressing Modes: Immediate Addressing Mode Register Addressing Mode Indirect Addressing Mode Indirect Addressing Mode Register Indirect Addressing Mode Based Addressing Mode Based Indexed Addressing Mode Based Indexed Addressing Mode Indexed Addressing Mode Based Indexed Addressing Mode Based Indexed Addressing Mode Indexed Addressing Mode Indexed Addressing Mode Based Indexed Addressing Mode Based Indexed Addressing Mode Instruction Values Port Addressing Variable or Indirect Port Addressing Variable or Indirect Port Addressing Immediate Addressing Modes Immediate Addressing Mode: In immediate addressing 8/16 bit data is specified as a part of instruction or specified in the instruction itself. The immediate operand can be only source operand. Ex: MOV CL, 03H ADD AX, 1234H. 2. Register Addressing Mode: In this addressing mode the source and destination operand are specified in a register. The operand can be 8/16 bit wide. The 8 bit operand can be any one of the register: AL, AH, BH, BL, CH, CL, DH, DL and the 16-bit operand can be AX, BX, CX, DX, SI, DI, SP. The 16-bit operand can be also be either of the segment registers.		 processor is performing a write memory or write I/O operation depending on the M/IO signal. 7. HOLD: This is s request signal which is given by peripheral device to the microprocessor to have control over address and data lines. 8. HLDA: If the microprocessor is ready to give the control of address and data lines to external device then it provides Hold 		
Ans. Addressing Modes: 1. Immediate Addressing Mode 2. Register Addressing Mode 3. Direct Addressing Mode 3. Direct Addressing Mode 4. Indirect Addressing Mode 4. Indirect Addressing Mode 4. Indirect Addressing Mode 4. Indirect Addressing Mode 6. Based Addressing with displacement 7. Indexed Addressing Mode 4) -2M 7. Indexed Addressing Mode 9. Based Indexed Addressing Wode 9. Based Indexed Addressing Wode 9. Based Indexed Addressing Mode 9. Based Indexed Addressing Mode 4) -2M 10. Fixed or Direct Port Addressing 11. Variable or Indirect Port Addressing 8/16 bit data is specified as a part of instruction or specified in the instruction itself. The immediate operand can be only source operand. Any 4 Ex: MOV CL, 03H ADD AX, 1234H. 2. Register Addressing Mode: In this addressing mode the source and destination operand are specified in a register. The operand can be 8/16 bit wide. The 8 bit operand can be any one of the register: AL, AH, BH, BL, CH, CL, DH, DL and the 16-bit operand can be also be either of the segment registers.	c)		6M	
		 example. Addressing Modes: Immediate Addressing Mode Register Addressing Mode Direct Addressing Mode Indirect Addressing Mode Indirect Addressing Mode Based Addressing with displacement Indexed Addressing Mode Based Indexed Addressing With Displacement Mode Fixed or Direct Port Addressing Variable or Indirect Port Addressing Implied (Implicit) Addressing Modes 1. Immediate Addressing Mode: In immediate addressing 8/16 bit data is specified as a part of instruction or specified in the instruction itself. The immediate operand can be only source operand. Ex: MOV CL, 03H ADD AX, 1234H. Register Addressing Mode: In this addressing mode the source and destination operand are specified in a register. The operand can be 8/16 bit wide. The 8 bit operand can be any one of the register: AL, AH, BH, BL, CH, CL, DH, DL and the 16-bit operand can be AX, BX, CX, DX, SI, DI, SP. The 16-bit operand can be also be	List (an 4) -2N Any 4 descrip n - 1N	ny A A tio M





(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Digital Techniques and Microprocessor

9 8	
	MOV DS, AX
	 3. Memory Addressing Mode: The memory addressing mode is classified under two categories: Direct Addressing Mode: In this 16-bit offset address is provided in the instruction itself. Here [] refers the contents of the offset address. Ex: MOV AL, [2000H]; MOV [1020], 5050H Indirect Addressing mode: In this mode the Effective address is calculated from the contents of one or two registers along with the displacement value. The indirect addressing mode is classified in five categories: Register Indirect Addressing Mode: In this mode EA is provided in an index register or base register. The index register can be SI or DI and the base register can be BX. EA= [BX, SI, DI]
	 Ex: MOV [DI], 1234H; MOV AX, [BX] ii. Based Addressing with displacement: In this mode EA is sum of an 8/16 bit displacement and the contents of base register (BX or BP). Ex: MOV AX, [BX+300H]; MOV AX, [BX-2H]
	 iii. Indexed Addressing Mode: In this EA is the sum of the 8/16 bit displacement plus the contents of the index registers SI or DI. Ex: MOV [DI + 2345H], 1234H; MOV AX, [SI + 45H]
	 iv. Based Indexed Addressing Mode: In this EA is the sum of base registers (BX or BP) and the indexed register (SI or DI) both which are specified in the instruction. Ex: MOV [BX + DI], 1234H; MOV AX, [SI + BX]
	 v. Based Indexed Addressing with Displacement Mode: In this EA is the sum of base registers (BX or BP) and the indexed register (SI or DI) along with the 8/16 bit displacement. Ex: MOV [DI + BX + 37H], AX; MOV AL, [BX + SI + 278H]
	4. I/O Port addressing: There are two types of I/O port addressing:i. Fixed or Direct Port Addressing: In this case a one byte port





MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION

(Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER

Subj	ect: Digi	tal Techniques and Microprocessor Subject Code: 22	2323
		address will be provided in the instruction. This allows fixed access to ports numbered 0 to 255 (00-FFH). Ex: OUT 06H, AL; IN AX, 85H	
		 ii. Variable or Indirect Port Addressing: In this case port address will not be explicitly in the instruction. The address of port number is taken from DX allowing 64K 8 bit ports or 32K 16 bit ports. This mode is known as variable or indirect port address. The 8 and 16 bit I/O data transfers should take place only through AL or AX. Ex: IN AL, DX; OUT DX, AX. 	
		5. Implied (Implicit) Addressing Modes: In this the instructions does not have any operand. Ex: CLC, DAA	
6.	a)	Attempt any <u>TWO</u> of the following: Define the following term with respect the digital IC's: (i) Propagation delay	12 6M
	Ans.	 (ii) Fan in (iii) Fan out (iv) Power Dissipation (v) Noise Margin (vi) Threshold Voltage. (i) Propagation delay: Propagation delay is defined as the time taken to obtain the O/P when the I/P is applied. It is given in nano seconds. (1 ns=10⁻⁹ sec). 	
		The I/P and O/P wave forms of a logic gate are as follows: $ \begin{array}{c} $	Each definitio n 1M
		high to low & t_{PLH} when it goes from low to high. The propagation delay time of the logic gate is taken as the average of these 2 delay	

Page 23 / 27





(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Digital Techniques and Microprocessor

Subject Code: 22323

	times.		
	(ii) Fan in: Fan-In is defined as the number of inputs the gate has. For e.g. a two input gate will have fan-in equal to 2.		
	(iii) Fan out: Fan-out is the no. of similar gates which by the gate. High fan out is better as it reduces need drivers to drive more gates		
	(iv) Power dissipation: Power dissipation is the power mW in an IC. Low power requirement indicates operation & vice versa. Hence, to select an IC, fig considered. It is the product of propagation delay & p mw = pJ. The gate of the lowest fig. of merit is selected.	low speed of ure of merit is power, i.e. ns x	
	(v) Noise margin: Some electric & magnetic fields can induce unwanted voltages on the wires between logic circuits. They are called 'Noise Signals'. They may cause a change in VIH or VIL & may produce undesired operation. The ability of circuit to tolerate these noise signals is called as Noise immunity. These are indicated by noise margins. If they are defined above, they are called DC noise margins. If the noise pulse width is less & is approaching the propagation delay of circuit, it is called AC noise margin.		
	 (vi) Threshold voltage: For any logic family, there a threshold voltage levels to know: 1. V_{OH} Minimum OUTPUT Voltage level a TTL device will provide for a HIGH signal. 2. V_{IH} Minimum INPUT Voltage level to be considered a HIGH. 3. V_{OL} Maximum OUTPUT Voltage level a device will provide for a LOW signal. 4. V_{IL} Maximum INPUT Voltage level to still be considered a LOW. 	5 V V _{cc} 2.7 V V _{ou} 2 V V _{su} 0.8 V V _s 0.4 V V _{ou} 0 V GND	
b)	Write an assembly language program to arrange a bytes in ascending order. Draw flowchart for the sa (<i>Note: Any other logic shall also be considered</i>).		6M

Page 24 / 27





(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Digital Techniques and Microprocessor


Ans.	Program: DATA SEGMENT ARRAY DB 15h,05h,08h,78h,56h, 60h, 54h, 35h, 24h, 67h DATA ENDS CODE SEGMENT ASSUME CS: CODE, DS:DATA START:MOV DX, DATA MOV DS, DX MOV BL,0AH step1: MOV SI,0FFSET ARRAY MOV CL,09H step: MOV AL,[SI] CMP AL,[SI+1] JC Down XCHG AL,[SI+1] XCHG AL,[SI] Down : ADD SI,1 LOOP step	Correct Program 4M
	DEC BL JNZ step1 MOV AH,4CH INT 21H CODE ENDS END START Flowchart:	



(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Digital Techniques and Microprocessor






AND OF THE ATE OF

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION

(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER



Page 27 / 27